Architecture and CAD for carbon nanomaterial integrated circuits by Chilstedt, Scott E.
  
 
 
 
 
 
 
ARCHITECTURE AND CAD FOR CARBON NANOMATERIAL 
INTEGRATED CIRCUITS 
 
 
 
 
 
BY 
 
SCOTT ERICK CHILSTEDT 
 
 
 
 
 
 
 
THESIS 
 
Submitted in partial fulfillment of the requirements 
for the degree of Master of Science in Electrical and Computer Engineering 
in the Graduate College of the 
University of Illinois at Urbana-Champaign, 2010 
 
 
 
 
 
Urbana, Illinois 
 
 
 
Adviser: 
 
Professor Deming Chen 
ii 
 
ABSTRACT 
The ITRS (International Technology Roadmap for Semiconductors) has recommended that 
carbon-based transistors be given further study as a potential ―Beyond CMOS‖ technology. Unlike 
traditional devices with a silicon channel, these transistors have channels made from semiconducting 
carbon nanomaterials in the form of carbon nanotubes (CNTs) and graphene nanoribbons (GNRs). The 
research community has given specific attention to these two carbon allotropes because of their 
outstanding electrical properties, including high mobilities at room temperature, high current densities, 
and micron-scale mean free paths. Carbon nanomaterial transistors offer many opportunities for circuits 
and systems, but also present a number of challenges in terms of fabrication, architecture design, and 
CAD integration.  
In order to be useful to the semiconductor industry, transistors must be connected together to 
form higher order circuits. Due to the increased variation and defects in nanometer-scale fabrication, and 
the regular nature of bottom-up self-assembly, field programmable devices are a promising initial 
application for such technologies. This thesis details the design and evaluation of a carbon nanomaterial 
based architecture called FPCNA (field programmable carbon nanotube array). Nanomaterial based 
devices and circuit building blocks are developed and characterized, including a lookup table created 
entirely from continuous CNT arrays. To determine the performance of these building blocks, variation-
aware physical design tools are used, with statistical timing analysis that can handle both Gaussian and 
non-Gaussian random variables. When the FPCNA architecture is evaluated using this CAD flow, a 2.75× 
performance improvement is seen over an equivalent CMOS FPGA at a 95% yield. In addition, FPCNA 
offers a 5.07× footprint reduction compared to the baseline FPGA. 
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CHAPTER 1  
 
INTRODUCTION1 
To combat the increasing power consumption at recent technology nodes, silicon dioxide 
insulators have been replaced by high-k dielectrics, and gates have been changed from polycrystalline 
silicon to metal. As feature sizes continue to scale, quantum effects will necessitate further modification 
to the traditional transistor structure. At the high integration densities allowed by nanometer feature sizes 
and 3D fabrication techniques, the most critical design consideration becomes power density. The 
reduction of leakage power due to gate electrostatics will continue to be critical, and will motivate the 
exploration of alternative structures such as tri-gate transistors and vertical cavity transistors. However, 
large power savings can also be achieved by increasing the conductance of the channel. 
A popular technique to increase conductance in silicon transistors is the use of compressive and 
expansive strain on the crystalline lattice. This allows hole mobility enhancements of 2-4 times higher on 
a (100) wafer [3]. However, strained silicon can only go so far, and for continued mobility increases 
alternative channel materials will eventually need to be considered. Two near term candidates are 
germanium, and III-V compounds such as InGaAs, InAs, and InSb. Both offer higher mobilities than 
silicon and, now that high-k dielectrics are being used, no longer have the disadvantage of lacking a stable 
native oxide. These materials offer respectable increases in mobility but, even when combined with 
generous strain engineering, will soon hit their own limits of power density. In addition, silicon, 
germanium, and III-V compounds are likely to become less effective when scaled to atomic dimensions. 
A more promising long-term solution is the transition to carbon nanomaterial channels. 
Carbon is a group 14 element that resides above silicon in the periodic table. Like silicon and 
germanium, carbon has four electrons in its valence shell. It is most commonly found as an amorphous 
non-metal in forms such as coal or soot. In a crystalline, tetrahedrally bonded state, carbon becomes 
diamond, an insulator with a relatively large band gap. When carbon atoms are arranged in crystalline 
structures composed of hexagonal benzene-like rings, they form carbon nanomaterials that offer 
exceptional electrical properties. For the replacement of silicon in future transistor channels, the two most 
promising of these allotropes are carbon nanotubes and graphene. In their semiconducting forms, these 
                                                     
This thesis contains coauthored material from [1] S. Chilstedt, C. Dong, and D. Chen, "Carbon nanomaterial 
transistors and circuits," in Transistors: Types, Materials, and Applications, B. Fitzgerald, Ed. Hauppauge, NY: 
Nova Science Publishers, to be published in 2010, and [2] S. Chilstedt, C. Dong, and D. Chen, "Design and 
evaluation of a carbon nanotube-based programmable architecture," Intl. Journal of Parallel Programming, vol. 37, 
no. 4, pp. 389-416, 2009. 
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nanomaterials exhibit room temperature mobilities over ten times greater than silicon. This translates to 
devices with significant improvements in performance and power savings, allowing higher integration at 
the same power density. In addition, they can be scaled to smaller feature sizes than silicon while 
maintaining their electrical properties. It is for these reasons that the Emerging Research Devices and 
Emerging Research Materials working groups of the ITRS (International Technology Roadmap for 
Semiconductors) selected carbon-based nanoelectronics as their recommended ―Beyond CMOS‖ 
technology [4]. 
Despite the recent discovery of carbon nanomaterials, there has already been a significant 
research effort toward the creation and characterization of carbon-based field effect devices (FETs). This 
work can generally be divided into two categories: those focusing on carbon nanotube FETs (CNFETs), 
and those focusing on graphene nanoribbon FETs (GNRFETs). CNFETs are field effect devices that use 
carbon nanotubes (CNTs) for their channels. The CNTs are commonly assumed to be in parallel arrays, 
but can also be made using networks of random connections. Most works focus on single-walled carbon 
nanotubes because they offer better performance and controllability than multi-walled nanotubes. The 
nanotubes in the channel are assumed to be semiconducting, as a metallic CNT would create an electrical 
short between the source and drain, greatly reducing the transistor ION/IOFF ratio. These semiconducting 
nanotubes can be either doped n-type and p-type to form MOSFETs, or contacted with specific metals 
and electrically biased to form Schottky-barrier FETS (SBFETs). As in a modern silicon FET, a metal 
gate is used to apply an electric field to the device to control its state. CNFETs have been studied longer 
than GNRFETs, and have the advantage of more mature fabrication and modeling techniques. 
The GNRFET is a field effect device that is similar to a CNFET, but instead of using carbon 
nanotubes as the channel material, it uses thin ribbons of graphene called graphene nanoribbons. These 
devices are typically made from monolayer or bilayer graphene for the best performance, but trilayer or 
many-layer graphene may also be used. The semiconducting behavior of a graphene-based channel is 
dependent on the narrowness and edge states of the GNRs. For increased drive strength, many thin 
ribbons are used in parallel instead of one wide ribbon. The primary advantage of GNRFETs over 
CNFETs is the two-dimensional structure of graphene. Since graphene is created in large homogeneous 
sheets, it can be patterned using standard lithographic techniques [5]. This makes it easier to work with 
than nanotubes, which require a bottom-up method of fabrication in which the nanotubes must be aligned 
and placed during growth or in a subsequent processing step. Graphene can also offer enhanced 
electrostatics for gate electrodes, especially when a back gate and a top gate are both used. 
CNFETs and GNRFETs show incredible promise for use in future integrated circuits. Their main 
advantage is that they offer improved performance at the nanoscale dimensions where silicon-based 
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transistors become increasingly difficult to work with. Of course, transistors are not very useful in 
isolation. In order to be effective in integrated circuits, a large number of devices must be connected 
together to form higher order structures. Initially, carbon-nanomaterial devices could be treated as direct 
replacements for their silicon counterparts in order to leverage existing circuit designs, architectures, and 
CAD tools. However, the fundamental differences between carbon nanomaterials and silicon mean that 
such an approach might not be optimal in the longer term. If the unique properties of carbon 
nanomaterials are to be fully exploited, new circuits, architectures, and CAD tools must also be 
developed. 
This thesis is organized as follows. Chapter 2 begins with a discussion of the intrinsic properties 
of carbon nanomaterials that make them desirable for future electronic applications. In Chapter 3, various 
carbon-based field effect transistors are presented. Chapter 4 introduces nanomaterial interconnect and 
memory, and Chapter 5 discusses recent examples of carbon nanomaterial logic. Previous work in the 
area of nanomaterial architectures is discussed in Chapter 6, and Chapter 7 introduces the first real 
carbon-based architecture, FPCNA, which is the focus of this work. High-level modeling techniques used 
to characterize this architecture are discussed in Chapter 8, and variation-aware CAD techniques that can 
leverage such models are presented in Chapter 9. Chapter 10 demonstrates experimental results, and 
Chapter 11 concludes this thesis. 
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CHAPTER 2  
 
CARBON NANOMATERIAL STRUCTURES AND PROPERTIES 
Carbon nanomaterials have received significant interest and investment from the research 
community due to their unique electrical and physical characteristics. This chapter details the structure 
and these devices, and their desirable physical and electrical properties. 
2.1 Atomic Composition 
Carbon nanomaterials are composed primarily of benzene-like hexagonal rings of carbon atoms. 
Each edge of the hexagon is composed of a single or double carbon-carbon bond with a bond length of 
roughly 0.14 nm. These sp2-bonded carbon rings can be connected together to form a number of carbon 
allotropes that exhibit different properties. For example, when the rings are connected together in a soccer 
ball like arrangement of 60 carbon atoms, they form a molecule known as a buckminsterfullerene. When 
the rings are placed on a single plane in a repeating honeycomb pattern, they form the crystalline structure 
known as monolayer graphene. This hexagonal graphene pattern also exists in rolled up cylindrical tubes, 
a family of allotropes known as carbon nanotubes. If single sheets of graphene are stacked on top of one 
another, they form bilayer graphene, trilayer graphene, many-layer graphene, and eventually graphite 
(10+ layers). Since stacked graphene relies on molecular attraction between layers instead of inter-layer 
chemical bonds, the layers can be sheared from one another, giving graphite its useful properties for 
pencil lead. The relationships between these allotropes can be seen in Figure 1. For their potential 
usefulness in transistor channels, my focus will be on the two semiconducting allotropes: carbon 
nanotubes and graphene. 
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Figure 1. The relationship between graphene, buckminsterfullerenes, carbon nanotubes, and graphite [6]. 
Carbon nanotubes can be categorized into two groups: single-walled carbon nanotubes 
(SWCNTs) and multi-walled carbon nanotubes (MWCNTs). A SWCNT is a hollow cylinder with a 
diameter of roughly one to four nanometers, and can be thought of as a rolled up sheet of monolayer 
graphene. A MWCNT is composed of a number of different diameter SWCNTs nested inside one 
another, and can be thought of as a rolled up sheet of multi-layer graphene. MWCNTs have dimensions 
greater than SWCNTs and are typically from four to several tens of nanometers in diameter. Carbon 
nanotubes vary in length, and can be made up to one millimeter long. Since they have diameters of less 
than 10 nm, this allows for exceptionally high aspect ratios, meaning nanotubes are essentially a one-
dimensional material. 
Due to cylinder symmetry, there are a discrete number of ways a graphene sheet can be rolled to 
form a SWCNT. To characterize each direction, two atoms in the graphene sheet are chosen, one of which 
serves as the origin. The sheet is rolled until the two atoms coincide. The vector pointing from the first 
atom to the second is called the chiral vector, and its length is equal to the circumference of the nanotube 
(Figure 2). The direction of the nanotube axis is perpendicular to the chiral vector. 
The properties of a given SWCNT can be determined by its chiral vector (n, m) or in other words, 
the direction that the graphene sheet has been rolled. A SWCNT with a chiral vector (n, m) indicates that 
during rolling, the carbon atom at the origin is superimposed with the carbon atom at the lattice location 
(n, m). Figure 2 illustrates possible chiral vectors. Depending on the rolling method, three different types 
of SWCNT can be synthesized: armchair nanotubes with m = n, zigzag nanotubes with m = 0, and chiral 
nanotubes with n ≠ m ≠ 0 (Figure 3). MWCNTs are not characterized in this way because they are 
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composed of nanotubes with varying chirality. Carbon nanotubes will be either metallic or 
semiconducting depending on their chiral vector. 
 
Figure 2. Chiral vectors of SWCNTs [7]. 
 
Figure 3. SWCNT types: armchair, zigzag, chiral [7]. 
Like carbon nanotubes, graphene can exist in a number of forms. Monolayer graphene is made 
from a sheet of carbon exactly one atom thick, making it a pure two-dimensional crystal. Before graphene 
was first isolated in 2004, two-dimensional crystals were assumed not to exist at room temperatures [6]. 
Since graphene does not wrap around and connect back to itself like a carbon nanotube, its edges are free 
to bond with other atoms. Because unbonded edges are unstable, the edges are usually passivated by 
absorbents such as hydrogen. Other possible edge passivations include oxygen, hydroxyl groups, carboxyl 
groups, and ammonia [8]. 
Bulk planar graphene can be patterned by lithography to define narrow strips known as graphene 
nanoribbons (GNRs). Such ribbons can also be created through other techniques, such as chemical 
synthesis [9] and the ‗unzipping‘ of carbon nanotubes [10]. The narrower the nanoribbon, the greater the 
impact of its edge structure on its properties. The crystallographic orientation of the edges is especially 
important. Figure 4 demonstrates two possible edge state orientations, known as armchair and zigzag, and 
common width designations for each. In Figure 4(a), an armchair-GNR is shown with a size of N = 10, 
where N is the width in number of carbon atoms. In (b), a zigzag GNR is shown with a size of N = 5, 
where N is the width in number of zigzag chains. 
7 
 
 
Figure 4. Graphene nanoribbon classification: (a) armchair, (b) zigzag [11]. 
When multiple layers of graphene are stacked together, the layers can be aligned with different 
orientations, as shown by the patterns in Figure 5 [12]. This creates a number of possible stacking 
structures. Simple AA stacking is electrically unfavorable, so alternating orientations such as AB are 
more commonly found. It is also possible to stack layers off-axis to create rotational defects, which has 
the effect of canceling some of the interlayer interactions found in AB stacking, resulting in properties 
similar to monolayer graphene [13]. 
 
Figure 5. Common graphene stacking orientations [12]. 
2.2 Physical Properties 
The regular crystalline structure of both graphene and carbon nanotubes gives them robust 
physical properties. For instance, the breaking strength of graphene has been measured as over 200 times 
greater than that of steel, making it the strongest material ever tested [14]. Due to the strength of the 
bonds in the graphenic lattice, carbon nanomaterials are stable at room temperature, and remain so even 
when scaled to atomic dimensions. 
The strength and stability of carbon nanomaterials make them attractive for use in nanoelectronic 
devices that require stiffness, lightness, and robustness, such as NEMS (nano-electrical mechanical 
systems). They have also opened new opportunities in flexible electronics, since carbon-based devices are 
more flexible than rigid silicon devices. Even traditional electronics can see a benefit in the form of 
increased reliability against environmental stresses and shocks. 
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Graphene and carbon nanotubes exhibit unusually high thermal conductivity, comparable to that 
of pure diamond and nearly an order of magnitude higher than copper. This allows them to dissipate the 
heat generated by electrical switching and device leakage more effectively, making them useful as 
thermal conduction paths in high-density circuits. To this end, research is being done to investigate the 
viability of incorporating carbon-based thermal vias and channels for thermal management in future 
integrated circuits. This application is especially important given the anticipated shift to thermally limited 
three-dimensional integrated circuits. 
2.3 Electrical Properties 
While the physical properties of carbon nanomaterials are desirable, the real opportunity lies in 
their electrical properties. Advances in silicon technology will continue for the foreseeable future, but a 
highly scaled silicon MOSFET will face formidable problems in terms of reduced drive current and 
increased short-channel effects such as drain-induced barrier lowering (DIBL). Carbon nanomaterials, on 
the other hand, have electrical properties that allow them to overcome these challenges and achieve strong 
performance at sub-10 nm dimensions. 
The high quality of the crystal lattice in carbon nanomaterials gives them a record-breaking mean 
free path up to microns in length, which results in the near-ballistic transport of charge carriers. More 
importantly, this mean free path is achieved at room temperature, allowing for very high mobilities. 
Under ideal conditions, the room temperature electron mobility can reach about 100,000 cm2/ V·s in 
carbon nanotubes, and about 200,000 cm2/ V·s in graphene, making them significantly more attractive 
than silicon at 1,400 cm2/ V·s, and comparable to undoped InSb at 77,000 cm2/ V·s [15]. However, the 
ideal conditions for such high mobilities require the samples to be suspended in air. When carbon 
nanomaterials are placed on a substrate, the vibrations of the substrate are transferred to the carbon lattice, 
causing remote interfacial phonon scattering [15]. Still, even with such effects, room temperature 
mobilities over ten times greater than silicon are achievable. Furthermore, unlike III-V compounds, such 
mobilities remain high in both electrically and chemically doped devices with doping concentrations up to 
1012 cm-2 [6]. These mobilities result in high carrier velocities, low conductance, and the possibility of 
terahertz-speed devices. 
In addition to their high current densities, carbon nanomaterials are more robust to short channel 
effects. Structures such as double-gated graphene and gate-all-around SWCNTs offer nearly ideal control 
of channel electrostatics, minimizing effects such as DIBL. With longer mean free paths, larger 
mobilities, and better electrostatics, carbon nanomaterial channels will consume less power and dissipate 
less heat than their silicon counterparts. Much like the switch from bipolar transistors to lower-power 
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MOSFETs, switching from silicon-based transistors to carbon nanomaterial-based transistors would allow 
a greater number of devices to be integrated under a given power density requirement. 
The conductivity of a SWCNT can be determined by its chiral vector (m, n). If the CNT has a 
chiral vector such that m – n = 3x, where x is an integer, it demonstrates metallic behavior. Metallic 
SWCNTs have high electron mobility and robustness, and can carry a current density ~1000 larger than 
Cu, making them attractive for uses in nanoscale interconnect and nano-electromechanical systems. If a 
CNT has a chiral vector where m – n ≠ 3x, it behaves as a semiconductor, with a band gap that typically 
varies between ~0.5 eV and ~2 eV [7]. The conductance of a semiconducting nanotube is strongly 
dependent on the applied electric field. Due to its crystalline structure and nanoscale dimensions, a 
semiconducting nanotube demonstrates ballistic electronic conduction and insensitivity to 
electromigration. 
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CHAPTER 3  
 
CARBON-BASED FIELD EFFECT TRANSISTORS 
3.1 Carbon Nanotube FETs (CNFETs) 
SWCNT transistors are a promising candidate for use in future nanoelectronic systems. In the 
past decade, many studies have been published regarding the architecture, fabrication, and testing of 
carbon nanotube field effect transistors (CNFETs).  
The first reports of operational room temperature CNFETs came in 1998 from groups at IBM 
[16] and Delft University of Technology (TUDelft) [17]. These designs have similar architectures: a 
single nanotube (either single-walled or multi-walled) behaves as the channel region and rests on metal 
source/drain electrodes. The design from [16] has a 140 nm thick SiO2 dielectric on top of a silicon back 
gate and 30 nm thick Au electrodes defined by e-beam lithography, whereas the design from [17] uses Pt 
electrodes with a 300 nm thick SiO2 insulator. Au and Pt contacts are selected because their work 
functions are close to the carbon nanotube work function of 4.5 eV. 
 The I-VG characteristic of the CNFET developed in [16] is tested for different source-drain 
voltages. As the gate voltage is swept from +6 V to -4 V, the source-drain current increases strongly, 
indicating that the device operates as a FET. The increase of current at negative gate voltages is identical 
to that of a p-channel MOSFET and is evidence that holes are the majority carriers. A total conductance 
difference of five orders of magnitude is observed. The non-linear I-VBias characteristic from [17] also 
indicates a dependency of the source-drain current on gate voltage. As the gate voltage switches to a 
negative value, the CNFET turns on and linear I-V curves can be observed. The saturated current 
corresponds to a resistance of 1 MΩ, which matches the value from [16]. A total conductance difference 
of six orders of magnitude is observed. 
These pioneering works demonstrated the use of the CNFET as a switch for future integrated 
circuits. However, it is difficult to integrate these devices because they use the silicon substrate as a back 
gate. This means that unless the same gate voltage is applied to all of the devices on a substrate, a 
substrate isolation technique such as shallow trench isolation (STI) must be used. 
In 2001, the group from TUDelft enhanced their previous CNFET design by using aluminum 
local gates to control individual transistors [18]. This design uses a narrow Al gate insulated by a thin 
native Al2O3. The Al gate is defined by e-beam lithography on silicon oxide, and the gate insulator is 
grown by exposing the Al gate to air. Single-wall nanotubes are then deposited onto the wafer on top of 
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the predefined gates. Finally, Au source and drain contacts are created by e-beam lithography. The I-VSD 
characteristic shows that this new CNFET works as an enhancement-mode p-type device. 
In order to build logic functions, it is necessary to have both n-type and p-type transistors 
available. However, all of the aforementioned CNFETs are p-type. Results in [19] demonstrate that n-type 
CNFETs can be obtained by annealing of a p-type device or through doping. A comparison of the IV 
characteristic of the device before and after annealing clearly shows the transition from a negative 
threshold voltage into a positive threshold voltage. The transformed n-type device has an ION/IOFF ratio of 
over three orders of magnitude. In addition to annealing, doping is shown to be an effective method to 
create n-type devices. In [19], potassium is selected as the electron donor to shift the Fermi level to the 
conduction band, creating an n-type device with characteristics similar to those of the annealed device. 
A major improvement was made in 2002 through the creation of an MOS structure, with a gate 
electrode on top of the nanotube channel and a thin SiO2 dielectric. This design, shown in Figure 6(a), 
resembles a common silicon MOSFET. Such top-gated designs offer several important improvements 
over back-gated devices. For one, back-gated devices use a relatively thick ~100 nm oxidation layer, 
which requires a high gate voltage to switch the device on, whereas top-gated CNFETs can have a thin 
gate dielectric of ~15-20 nm, allowing for lower voltage operation. Secondly, top gating dramatically 
reduces the gate source/drain overlap capacitance, which is critical to high-frequency operation. In 
addition, with back-gated devices, the carbon nanotubes are exposed to air. Such exposure can cause the 
n-type devices obtained from previously mentioned techniques to revert to p-type. In top-gated devices, 
the carbon nanotubes are encapsulated in gate oxide, avoiding this electrostatic instability problem and 
helping to improve reliability. 
  
 (a) (b) 
Figure 6. Top-gated CNFET (a) device structure and (b) I-VDS comparison to a back-gated device [20]. 
Another top-gated CNFET design was presented in [20]. In this design, the CNT is fabricated on 
top of a heavily doped single-crystal silicon wafer coated with 120 nm of thermal SiO2 (Figure 6(a)). 
Next, titanium source/drain electrodes are patterned by e-beam lithography with a spacing of ~200 nm. A 
thin layer of gate oxide is then deposited, and finally the titanium gate electrodes are patterned by e-beam 
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lithography. Figure 6(b) compares this top-gated device with a back gate design. The IV characteristics of 
the two structures have the same shape, but the operating voltages of the top-gated device are much lower 
than the operating voltages in the bottom-gated design. 
High-k dielectrics are materials that allow high gate capacitance without requiring nanometer-thin 
layers of gate oxide, and are widely used in modern process technologies. High-k dielectrics can boost 
MOSFET performance by enhancing current injection into the channel, and at the same time reduce gate 
tunneling to minimize leakage power. Integration of thin films of ZrO2 high-k dielectrics into CNFETs is 
demonstrated in [21] (Figure 7(a)). First, molybdenum source/drain electrodes with dimension of 50 nm 
are patterned on a silicon wafer with 500 nm thick SiO2. SWCNTs are then grown by CVD to bridge the 
predefined source/drain. The 8 nm ZrO2 gate insulation layer is then deposited by atomic layer deposition 
(ALD). Finally, e-beam lithography and lift-off are used to create a 60 nm Ti top gate. 
  
Figure 7. High-k CNFET cross section [21]. 
By using a high-k gate insulator, the normalized transconductance and carrier mobility of a 
CNFET were reported to reach 3,000 Sm–1 and 3,000 cm2V–1s–1 respectively. Compared to a 60 nm Intel 
MOSFET with transconductance 800 Sm–1, a high-k CNFET offers over a threefold improvement. High-k 
CNFET devices have been reported to have excellent subthreshold swing as well. A slope of 70mV per 
decade can be measured, which is very close to theoretical limit of 60mV/decade. Measured I-V 
characteristics show clearly defined linear and saturation regions in a PMOS device. 
Single nanotube devices reveal great performance improvements over existing solutions. 
However, the integration of single nanotubes into existing integrated circuits is still a great challenge. Due 
to limited fabrication control of nanotube properties, a single CNT device is susceptible to large 
performance fluctuations. One feasible solution is to use densely packed, horizontal arrays of non-
overlapping SWCNTs in the channel, as shown in Figure 8(a) [22]. This creates parallel conducting paths 
that can provide larger current than a lone CNT. Having multiple carbon nanotubes in the channel also 
statistically averages the device-to-device variation and offers increased reliability against a single tube 
failure.  
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 (a) (b) (c) 
Figure 8. (a) Cross section of a CNFET with a channel of multiple parallel nanotubes, (b) dense arrays of 
SWCNTs and (c) I-VG curve before and after metallic CNT removal [22]. 
There are two major challenges in fabricating a multiple carbon nanotube device, both of which 
have been addressed in [22]. The first challenge is the creation of large scale, high density, perfectly 
aligned nanotube arrays. These can be achieved by using photolithographically defined parallel patterns 
on a quartz surface and growing carbon nanotubes with CVD along these predefined patterns. Using this 
technique, nanotube arrays can be successfully fabricated with average diameters of ~1 nm and lengths 
greater than 300 μm, with 99.9% alignment Figure 8(b). The nanotubes can then be transferred to the 
desired substrate, such as silicon or even a flexible plastic. 
The second challenge is that intrinsically, one third of the fabricated carbon nanotubes are 
metallic. These nanotubes are always conducting, which deteriorates the transistor ION/IOFF ratio. Metallic 
nanotubes can be removed by techniques such as electrical breakdown [23]. Figure 8(c) demonstrates that 
after the electrical breakdown process, ION/IOFF ratios can be improved by four orders of magnitude.  
Multiple nanotube channel CNFETs allow for special post-process tuning of the device 
characteristics that is not possible with single-tube channels. This is because after fabrication, each of the 
nanotubes in the multiple nanotube channel has its own electrical properties. Therefore, there will be a 
distribution of threshold voltage across the nanotubes within a single FET. Results in [24] demonstrate 
how to use these properties to adjust device threshold voltage and ION/IOFF ratios. Post-processing 
techniques such as the electrical breakdown method mentioned previously, which removes metallic 
nanotubes within the channel region, can also be applied to pruning nanotubes with unwanted threshold 
voltages. Figure 9(a) illustrates two experiments where different ratios of high VT nanotubes are removed 
from the tail of the distribution. As more nanotubes are removed, the device current density decreases as 
there are fewer conducting paths. Measurement data from Figure 9(a) show that the overall VT was 
changed from an initial value 3.6 V, to 3.1 V, and then to 2.4 V. At the same time, ION decreased from 70 
μA, to 60 μA, and then to 47 μA. 
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 (a) (b) 
Figure 9. (a) Selective VT removal. (b) Variation of VT before and after VT shifting [24]. 
Another interesting result comes from the variance of VT before and after shifting. For the devices 
that were tested, the initial VT had a Gaussian distribution with a mean of 2.4 V and a standard deviation 
of 0.43 V. After adjustment, the average VT was lowered to 1.8 V and the standard deviation was reduced 
to 0.29 V (Figure 9(b)). This experiment indicates that the VT shifting technique is not only effective for 
optimizing device performance, but also for unifying device characteristics. A similar process was used to 
remove high leakage nanotubes in order to improve device ION/IOFF ratios with favorable results [24]. 
3.2 Graphene Nanoribbon FETs (GNRFETs) 
The intrinsic physical and electrical properties of graphene make it desirable for applications 
ranging from biosensors to flexible electronics to solar cell electrodes. One of the most exciting 
applications is the use of graphene channels in future high performance transistors. To that end, physicists 
and materials scientists have been characterizing and experimenting with graphene to understand how it 
could be used to make such devices a reality. 
Few-layer graphene was initially discovered at the University of Manchester in 2004 [25]. The 
first graphene transistor-like device was created shortly thereafter, a simple test structure constructed to 
measure graphene‘s field effect behavior. The major challenge with graphene is that in its native state as a 
large sheet, it behaves like a zero-band gap semiconductor, or semi-metal, meaning that it conducts 
electrons freely. This is desirable if graphene is to be used for interconnect, and of course many 
researchers are exploring this possibility. However, in order to be effective in transistors, graphene must 
be made semiconducting and demonstrate a high ION/IOFF ratio. To obtain the necessary off state, a band 
gap needs to be introduced. 
One way to open a band gap is to pattern graphene into a narrow ribbon to laterally confine the 
charge carriers in a quasi-one-dimensional system somewhat analogous to a CNT. This idea was 
experimentally demonstrated in [26], where researchers at Columbia University used e-beam lithography 
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to define two dozen graphene nanoribbons with widths ranging from 10 to 100 nm and varying 
crystallographic orientations. These GNRs were contacted to form the test structures in Figure 10(a). In 
this figure, the nanoribbons are the thin lines between contacts. Conductance of the GNRs was measured 
at both 300 K and 1.6 K. The measurements show that for a given crystallographic direction, the energy 
gap depends strongly on the width of the GNR, as shown in Figure 10(b). As the ribbons are made 
smaller, less conductance is observed, which indicates a stronger semiconducting behavior. A similar 
experiment in [27] comes to a similar conclusion. In both cases, researchers also note an apparent 
dependence of the electrical behavior on the edge states of the nanoribbons. 
 
 (a) (b) 
Figure 10. (a) GNR test structures of varying width and crystallographic orientation. (b) The effect of 
GNR width on conductance at 300 K (squares) and 1.6 K (triangles) [26]. 
One of the first works to demonstrate sub-10 nm width GNRFETs is [28]. The authors are able to 
achieve such dimensions because instead of patterning GNRs from a planar sheet with e-beam 
lithography, they started with GNRs that had been chemically derived at smaller dimensions using the 
process described in [9]. In this process, exfoliated graphene is dispersed into a chemical solution by 
sonication, creating very small fragments. The solution is then applied to a substrate and dried. The 
resulting GNRs are identified with atomic force microscopy. These GNRs ranged from monolayer to 
trilayer, and were deposited on a SiO2 dielectric over a highly doped silicon back gate, and contacted with 
Pd source/drain electrodes. Devices were created using the bilayer GNRs, including both wide (10-60 nm) 
and small (< 10 nm) GNRFETs. When tested, the large GNRs demonstrated metallic behavior due to 
vanishingly small band gaps, while the sub-10 nm GNRFETs were found to be semiconducting. 
Compared to the earlier works on GNRs of 20 nm width, the semiconducting GNRFETs show 105 higher 
ION/IOFF ratio at room temperature, ~20 times higher current density (at Vds = 1V), and ~100 times higher 
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transconductance per μm. This is due to larger band gaps, higher GNR quality, thinner gate oxide, and 
shorter GNR channels [28]. 
The importance of GNR edge states was predicted by first-principles physics calculations [11], 
[29]. The edges of graphene can either be zigzag or armchair, depending on the orientation of the 
graphene lattice along the edge. As in carbon nanotubes, this chirality was predicted to play a role in the 
semiconductivity of the sample. A recent experimental work uses scanning tunneling microscopy to 
verify this prediction, and confirms that the crystallographic orientation of the edges significantly 
influences the electronic properties of nanometer-sized graphene [30]. By measuring the band gap of 
graphene samples and noting their predominant edge chirality, the authors observe that predominantly 
zigzag edges are metallic, while predominantly armchair edges are semiconducting [30]. For GNR 
transistors, all-semiconducting armchair edges are the most desirable. However, in the ribbons produced 
so far, the edges are not always atomically smooth and often contain a mixture of segment types. In these 
cases, the semiconducting properties weaken, and the band gap becomes dependent on the ratio of 
armchair segments to zigzag segments [30]. 
One of the advantages of graphene is that its two-dimensional structure allows for strong 
electrostatic control of the channel. As with CNTs, a number of gate configurations are possible. Back 
gate designs are the simplest to create and are useful for the testing and characterization of individual 
transistor properties. Top gate designs are better suited to creation of large-scale integration. Ideal gate 
electrostatics come from double gate designs, where input signals are applied to both a top and back gate 
simultaneously, allowing higher drive current and reducing off-state leakage current. 
Top and bottom gate can also be driven independently in what are called dual gate designs, where 
the back gate bias is used to electrically dope the device into n-type or p-type behavior, and the top gate is 
used as a logical input. In this way, multiple devices could share the same back gated substrate to 
minimize the need for substrate isolation through trenches or implants. Recently, a dual gate design was 
used to test the electrostatic band gap control in bilayer graphene (Figure 11(a-b)) [31]. Measurements of 
the device for varying bottom gate voltages demonstrated a gate-controlled, continuously tunable band 
gap of up to 250 meV. This means that graphene can effectively be doped without uncontrolled chemical 
doping, and that bilayer graphene could potentially be used in novel nanophotonic devices for infrared 
light generation, amplification, and detection [31]. 
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 (a) (b) 
Figure 11. Dual-gated bilayer GNRFET (a) device and (b) schematic [31]. 
There are two ways in which the source and drain of a graphene nanoribbon transistor can be 
contacted. One is with direct metal contacts in order to form Schottky contacts for a Schottky-barrier FET 
(SBFET). The other is with heavily doped source and drain extensions to create MOSFET-like behavior. 
Schematics of these two designs are shown in Figure 12 [32]. Most of the experimental GNRFETs that 
have been demonstrated to date are SBFETs. In [32], models of ideal devices were compared, and 
MOSFETs were shown to offer significantly better device characteristics than SBFETs in almost every 
way. Ideal MOSFET devices have a larger maximum on-off ratio, 50% larger on-state current, larger 
transconductance, better saturation behavior, a 30% higher cutoff frequency, and 20% faster switching 
speed. In addition, calculations demonstrate that MOSFETs are more robust than SBFETs against the 
influences of defects or impurities [32]. The drawback, of course, is that MOSFETS are more difficult to 
fabricate, show more variation due to doping, and occupy a larger area than SBFETs. 
 
Figure 12. (a) SBFET with metal contacts. (b) MOSFET with doped source and drain extensions [32]. 
To construct a MOSFET, the source and drain must be doped. Under ambient conditions, the 
edges of GNRs readily absorb hydrogen, oxygen, hydroxyl groups, and carboxylic groups from the air, 
resulting in p-doping. This is why most manufactured GNRFETs are slightly p-type. In [8], GNRFET 
devices were made to be n-type by high-power electrical annealing (e-annealing). First, the native p-type 
absorbents were annealed out in a vacuum, and then NH3 (ammonia) was introduced and annealed into 
the GNR. The resulting electron-rich GNRs were shown to have similar mobilities to pristine p-type 
GNRs, and all tests indicated that the nitrogen bonds existed on the edges. These results suggest that edge 
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doping represents a new and straightforward approach to graphene doping, something not possible in 
edge-free carbon nanotubes [8]. 
In addition to logic applications, GNRFETs are well suited for individual ultrahigh-frequency 
analog transistors [33]. Top-gated graphene transistors of various gate lengths have been fabricated with 
peak cutoff frequencies up to 26 GHz for a 150 nm gate [34]. Results also indicate that if the high 
mobility of graphene can be preserved during the device fabrication process, a cutoff frequency 
approaching terahertz may be achieved for graphene FETs with a gate length of 50 nm [33], [34]. 
Another interesting possibility is the creation of all-graphene transistors by patterning a large 
piece of graphene to contain both semiconducting channels and metal contacts. To date, such devices 
have not been made, but a number of groups have studied the idea. In [35], first-principles transport 
calculations show that all-GNR field effect transistors can achieve high performance levels similar to 
those made from single-walled carbon nanotubes. These designs could be based on pn junctions formed 
by three different methods: a change in GNR chirality, a change from a p-doped GNR to an n-doped 
GNR, or a change in GNR width. Using these junctions, transistors could be created, such as the one 
shown in Figure 13. This transistor is based on the observation that certain connection angles change the 
chirality of the edges, forming a metal-semiconductor junction. The chirality effects of GNR connection 
angles are shown in Figure 14. 
 
Figure 13. An example all-graphene GNRFET based on chirality changes. 
 
Figure 14. Effect of different bends on GNR edge chirality. 
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CHAPTER 4  
 
NANOMATERIAL INTERCONNECT AND MEMORY 
4.1 CNT Bundle Interconnect 
As integrated circuit dimensions scale down, the resistivity of copper (Cu) interconnect increases 
due to electron surface scattering and grain-boundary scattering, leading to a communication bottleneck. 
Metallic CNTs are a promising replacement because they offer superior conductivity and current carrying 
capabilities [36], [37], [38]. Since individual SWCNTs can have a large contact resistance and an intrinsic 
resistance that is independent of wire length, a rope or bundle of SWCNTs is used to transfer current in 
parallel. The performance improvement of SWCNT bundle interconnect over copper interconnect is 
significant. Assuming the SWCNT bundle consists of densely packed SWCNTs with diameters of 1 nm, 
it has been demonstrated in [36] that the best application for a SWCNT bundle is long interconnect with 
small dimensions. This is because for a long SWCNT bundle, ohmic resistance is dominant and the 
contact resistance is insignificant. In the meantime, copper suffers from increasing resistivity as it scales 
down. For a width of approximately 22 nm, the improvement in resistance is 82 percent. For long bundles 
with large widths, the contact resistance of the bundle is still insignificant, but copper has resistivity close 
to its bulk value. The overall improvement of SWCNT bundle interconnect is therefore decreased to 61 
percent over copper. For short bundle lengths, although a SWCNT bundle has large contact resistance, it 
can still outperform copper because copper has exponentially increased resistivity due to scattering at 
narrow widths. 
4.2 NRAM 
NRAM is a nonvolatile NEMS memory device formed by the suspension of metallic CNTs over a 
trench that contains a base electrode (Figure 15). Bistable ON/OFF states at the cross points are related to 
the two minimum energy points observed on the total energy curve, which is given by [39] as 
 
T vdw elas elec
E E E E  (1) 
 
where ET is the total energy of the crossbar elements, Evdw is the van der Waals energy, Eelas is the elastic 
energy, and Eelec is the electrostatic energy. When the nanotubes are freely suspended (a finite separation 
between bottom electrode), the elastic energy is minimized, producing the first minimum total energy 
location. This represents the OFF state, when the junction resistance between separated nanotubes and 
electrode is very high. When the suspended nanotubes are deflected into contact with the lower base 
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electrode, the attractive van der Waals force is maximized and a second minimum total energy location is 
created. This second location represents the ON state, where the junction resistance will be orders of 
magnitude lower. Since these interactions are purely molecular, no power is consumed when the memory 
is at rest. Programming is accomplished by applying either attractive or repulsive voltages at the CNT and 
base electrode. This creates an electro-mechanically switchable, bistable memory device with well-
defined off and on states [39], [40], [41]. 
 
Figure 15. Three NRAM memory cells. 
4.3 Solid-Electrolyte Nanoswitches 
Solid-electrolyte switches are a type of nanoscale switch developed by [42]. A solid-electrolyte 
switch is created by sandwiching a layer of Cu2S between two metals, a top electrode (Ti, Pt, or Au), and 
bottom layer of Cu. When a negative voltage is applied at the top electrode, Cu ions in the Cu2S are 
electrochemically neutralized by the electrons coming from that electrode and a conductive bridge 
between the two electrodes is created, turning the switch on. An on-state resistance of as low as 50 Ω can 
be achieved by continually applying negative voltage to make the nano-bridge thicker. Similarly, the 
bridge can be ionized and dissolved by applying a positive voltage to the top electrode, turning the switch 
off. 
Because this design does not depend on a substrate, the switches can be manufactured between 
the higher layers of metal interconnect that are used for routing. This is shown in Figure 16, where a 
copper interconnect line serves as the bottom layer in the electrolyte switch. In addition to individual 
devices, crossbars can be made from switch arrays [42]. 
Ti/Pt/Au Cu2S
Cu
 
Figure 16. Schematic of a solid-electrolyte switch in copper interconnect. 
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CHAPTER 5  
 
CARBON NANOMATERIAL LOGIC 
In order to be useful to the semiconductor industry, transistors must be connected together to 
form circuits. This chapter describes how CNFET and GNRFET devices can be assembled into higher 
order structures to allow carbon-based logic and circuits. 
For a new technology, a ring-oscillator is often one of the first logic device constructed. The 
performance of a complementary CNFET ring oscillator was demonstrated by [43] with a measured 
frequency of 220 Hz. More recently, a multi-stage top-gated complementary CNFET ring oscillator was 
built on a single 18 mm long SWCNT [44]. This ring oscillator consists of 12 individual CNFETs—six p-
type FETs with Pd metal gates and six n-type FETs with Al metal gates—and has a frequency response of 
52 MHz. In both of the CNT oscillator designs, a single SWCNT was used for the transistor channels. For 
large-scale integration, multiple CNTs need to be used. This requires the creation of nanotubes on the 
wafer-scale, and precise directional control to allow parallel arrays for minimum density logic. In [45], 
researchers from Stanford University demonstrated wafer-scale growth and transfer of SWCNTs to a 
silicon substrate, as well as techniques to minimize defects from the resulting misalignment. 
Instead of using arrays of perfect aligned CNTs, another approach is to use low cost random 
networks of CNTs to form logic [46]. In such designs, CNTs are synthesized randomly on a wafer and 
have varying diameters and mixed types. During the etching step, trenches are etched along the channel in 
the direction of transport. These trenches break up long metallic CNTs or purely metallic pathways 
between the source and drain to minimize direct path connections between the two electrodes. Random-
network CNFETs avoid difficult fabrication steps such as the growth of perfectly aligned CNT arrays and 
CNT transfer, but are limited in terms of scalability. 
Though not as mature as CNFET logic, there have been a small number of attempts to create 
GNRFET logic structures. An inverter based on integrating two graphene transistors of opposite types 
was presented in [47]. The two GNRFETs were produced on a single ﬂake of a monolayer graphene. One 
transistor was electrically annealed to an n-type FET while the other contained a pristine p-type FET. The 
transistors were back-gated by a highly doped silicon substrate insulated with a layer of SiO2. The voltage 
transfer characteristics of the inverter exhibited voltage inversion up to frequencies of 10 kHz for a 3.3 V 
swing power supply [47]. However, such inverters cannot be directly cascaded, and there is significant 
static power dissipation. 
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When using carbon nanomaterials, alternative logic families can be considered. One possibility is 
ambipolar devices that switch between p-type and n-type through electrical doping. When a negative gate 
bias is applied to a CNT, the conduction and valence bands shift up to generate hole carriers. With a 
positive gate bias, the conduction and valence bands shift down to generate electron carriers. In [48], 
ambipolar CNFETs were assembled to form flexible complimentary logic gates that could be switched 
between NOR and NAND behavior simply by exchanging VDD and GND. 
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CHAPTER 6  
 
 PREVIOUS NANOMATERIAL ARCHITECTURES 
When creating nanomaterial architectures, considerations must be made for limited control of 
nanomaterial device location, and the large number of fabrication defects inherent in nanoscale processes. 
This leads to physically regular reprogrammable systems, such as field programmable gate arrays 
(FPGAs). The repetition of building blocks in these structures allows construction with limited fabrication 
control, and the programmability allows reconfiguration around both hard and soft defects, which helps to 
provide the high level of fault tolerance needed for correct nanocircuit operation. 
There have been a number of nanomaterial-based programmable architectures proposed in the 
literature. In an early work [49], Goldstein and Budiu presented an island-style fabric in which clusters of 
nanoblocks and switch blocks are interconnected in an array structure. Each nanoblock consists of a grid 
of nanowires that can be configured to implement a three-bit input to three-bit output Boolean function. 
Routing channels are created between clustered nanoblocks to provide low-latency communication over 
longer distances. A comprehensive PLA based architecture known as NanoPLA was presented by DeHon 
in [50]. This architecture builds logic from crossed sets of parallel semiconducting nanowires. Axial 
doping is used to address the individual nanowires, and OR-plane crossbars are programmed by applying 
a voltage across a pair of crossed nanowires. Nanowire field-effect transistor (FET) restoring units are 
used at the output of the programmable OR-planes to restore the output signals and provide inversion. 
Snider et al. proposed a CMOS-like logic structure based on nanoscale FETs in [51], where nanowire 
crossbars were doped to create arrays of either n-type or p-type semiconductors. These crossbars are made 
from horizontal metallic wires and vertical semiconducting wires and can be connected using undoped 
programmable switch arrays to create AND-OR-INVERT functions. 
CMOS-nanomaterial hybrid FPGAs have also been explored. In [52], an architecture was 
presented by Gayasen et al. that combines CMOS logic blocks/clusters with different types of nanowire 
routing elements and programmable molecular switches. The results show that this architecture could 
reduce chip area by up to 70% compared to a traditional CMOS FPGA architecture scaled to 22 nm. 
Using an opposite approach, Rad et al. presented an FPGA with nanowire logic clusters in [53], where the 
inter-cluster routing remains in CMOS. Similar to Gayasen et al., up to 75% area reduction is seen, with 
performance comparable to a traditional FPGA. In [54], an innovative cell based architecture was 
introduced by Strukov and Likharev. This architecture, called CMOL, uses specially doped silicon pins 
on the upper layers of a CMOS stack to provide contacts to a nanowire array interconnect layer. Logic 
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functions are implemented by a combination of CMOS inverter arrays and nanowire OR-planes based on 
molecular-switches. Interconnect signals can also be routed through the nanowires by connecting specific 
cross points. A generalized CMOL architecture called FPNI was proposed by Snider et al. in [55]. Unlike 
CMOL‘s inverter array architecture, the logic in FPNI is implemented in CMOS arrays of NAND/AND 
functions paired with buffers and flip-flops, and the nanowires are used only for routing. FPNI also 
improved upon the manufacturability of CMOL by requiring less alignment accuracy between the CMOS 
and nanowire layers. In [56], Dong et al. proposed a 3D nano-FPGA architecture that distributes the 
components of a 2D FPGA into vertically stacked CMOS and nanomaterial layers. To connect the layers, 
vias made from CNT bundles were used to transmit signals and dissipate heat. Researchers have also 
proposed using the carbon nanotube-based memory NRAM (Section 4.2) as block storage for FPGA 
configuration data [57], interconnect switch memory [56], and FPGA LUT memory [58].  
While many of the aforementioned studies demonstrate the use of nanowire crossbars for logic 
and interconnect, they do not explore the possibility of using carbon-based nanoelectronics to implement 
logic. In addition, the previous designs were not evaluated using variation-aware CAD tools to predict the 
performance yield under the large variations in nanoscale fabrication. 
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CHAPTER 7  
 
FPCNA ARCHITECTURE 
In this chapter, the FPCNA architecture is described in detail. This architecture was jointly 
developed with my coauthor, Chen Dong. First, the LUT design is introduced, which is based on carbon 
nanotube devices. Then a basic logic element (BLE) created using this LUT design is described. Finally, 
FPCNA‘s high-level architecture is presented, including the design of local and global routing. In these 
designs, special considerations are made to mitigate the negative effects of nano-specific process 
variations. 
7.1 Architecture Design Flow 
 The development of a nanomaterial based programmable device involves a number of design 
steps. To show the relationships between these steps, the high-level design flow is illustrated in Figure 17. 
In this figure, the dashed box shows how the design flow bridges the development of nanoelectronic 
devices with the fabrication of nanocircuits. 
Nanocircuit Fabrication
Area Delay Yield
Low-level Circuit 
Elements
High Level 
Architecture
Circuit 
Characterization Nano-Centric
Design
New Nanoelectronic Devices
CAD 
Evaluation
 
Figure 17. Architecture design flow. 
Using the latest advances in nanoelectronic device research, low-level circuit elements such as 
logic and memory are designed, and these elements are assembled into high-level structures, such as 
programmable logic tiles and interconnect. Circuit characterization is then used to model the behavior of 
these structures, including their performance under variations. Because these tasks are highly dependent 
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on the nanomaterials used, they are referred to as nano-centric design. CAD evaluation enhances nano-
centric design, allowing benchmark circuits to be tested on these architectures and trade-offs of 
architectural parameters to be explored. The end results are new nanoelectronic designs with satisfactory 
performance in terms of area, delay, and yield. These designs provide an early assessment of the 
feasibility of nanomaterial based devices and circuits. 
7.2 Carbon Nanotube Based Lookup Table 
A K-input lookup table (K-LUT) is the basic unit of programmable logic in modern FPGAs. For 
FPCNA, a novel K-LUT design is proposed that is based entirely on carbon nanotube devices. Profile and 
overhead views of this device are shown in Figure 18. This design uses parallel arrays of SWCNTs held 
in place by metal electrodes and crossed by metal gates. PMOS CNFET devices are formed at the 
crossing points of the CNT arrays and the metal gates, creating a CNFET decoder. At points where the 
CNT arrays pass over a trench in the substrate, NRAM memory devices are formed. This CNT memory is 
used to store the truth table of the BLE‘s logic function. By applying K-inputs to the decoder, a reading 
voltage will be sent to the corresponding memory bit whose output can then be read from the base 
electrode.  
 
Figure 18. CNT-based LUT. 
One of the key innovations of this LUT design is that it builds the decoding and memory on the 
same continuous CNT arrays. This structure allows for high logic density and simplifies the 
manufacturing process. For comparison, the work in [58] uses an LUT memory based on individually 
crossed nanotubes that is addressed by a CMOS multiplexor tree. In addition to being more costly in area, 
this design suffers from fabrication issues because it requires the alignment and interfacing of individual 
nanotubes in two dimensions. 
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By using CNT arrays, each device will contain multiple nanotubes. This adds fault tolerance from 
the high defect rates of nanotube fabrication, and increases the chance that a CNFET or NRAM device 
will contain functioning nanotubes. Thus, the design is more reliable than in [58] where a device will fail 
if either of the two nanotubes is defective. 
7.3 BLE Design 
In Figure 18, a 2-to-4 (2 inputs to 4 memory cells) LUT was shown for illustration purposes. In 
modern FPGAs, each basic logic element (BLE) typically contains a 4-to-16 LUT, as well as a flip-flop 
(FF) and multiplexor (MUX) to allow registered output. When scaled to K inputs, the LUT will contain 2K 
CNT arrays. The BLE design used for FPCNA is shown in Figure 19. In this figure, the LUT is expanded 
to four inputs and supporting CMOS logic is added for voltage control, address line inversion, and 
registered output. 
 
Figure 19. FPCNA BLE with a 4-to-16 CNT-based LUT. 
In the decoder, Gray address decoding is used to minimize the number of gate to metal-1 
transitions. Compared to binary decoding, this reduces the number of vias by 46% (from 48 to 26). Since 
the LUT depends on both normal and complemented inputs, inverters are added for each of the address 
line inputs. A buffer is used to restore the output signal before it passes to the flip-flop and MUX. 
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To read and program NRAM, three different voltage configurations are needed. CMOS pass 
transistors are used to configure the three modes. Table I shows the pass transistor enable signals and 
voltages during each mode. Most often, the circuit will be in the reading mode with the RE (read enable) 
signal set. This allows VREAD to pass through the decoder and select the appropriate NRAM bit. If the 
NRAM bit is set, the signal will pass through the relatively low resistance of the nanotubes contacting the 
base electrode (logical 1). If the NRAM bit is not set, a multiple GΩ resistance will prevent transmission 
(logical 0). 
Table I: NRAM operating modes 
Mode RE WE EE Input Voltage Base Electrode Voltage 
Reading High Low Low VREAD (1 V) Output 
Writing Low High Low Ground (0 V) VWRITE (1.6 V) 
Erasing Low Low High VERASE (+2.5 V) VERASE (+2.5 V) 
 
To program a value, RE is deactivated, and either WE (write enable) or EE (erase enable) is 
activated. When WE is set, the selected CNT array is grounded, and VWRITE is applied to the base 
electrode. The difference in potential creates an attractive force, which pulls the array down into the 
trench. In [40], Nantero measured a threshold voltage of 1.4 V +/- 0.2 V, so a VWRITE of 1.6 V is used. 
When erasing, the same voltage (VERASE) is applied to both the input voltage and the base electrode. 
The like voltages repel each other, releasing the CNT array from the trench floor and allowing it to return 
to an unbent state. VERASE must be somewhat larger than VWRITE [39], [40], so a value of +2.5 V is 
assumed. There is a risk that this voltage applied to the base electrode could attract an unselected array, 
causing an unintentional write. This can be avoided by erasing all of the NRAM bits. As each bit is 
erased, its array will be temporarily charged to +2.5 V, repelling it from the electrode during the erasure 
of the remaining bits. Then the individual bits that need to be set as logic 1 can be written to realize the 
new configuration. 
7.4 Logic Block Design 
For FPCNA, a cluster-based configurable logic block design is used. Each configurable logic 
block (CLB) contains N of the BLEs described in Section 7.3, where N is the cluster size, as well as the 
local routing used to connect the BLEs together. In conventional CMOS FPGA designs, the routing is 
often multiplexor based. An example of this is shown in Figure 20, a popular CLB structure from [59]. 
While the same approach could be adopted, using CMOS for the MUXs and NRAM to store multiplexor 
configuration bits, a greater logic density can be achieved by using solid-electrolyte switch crossbars 
(Section 4.3). 
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Figure 20. Schematic of a CLB (logic cluster) [59]. 
Figure 21 shows a simplified CLB design to illustrate this technique. The CLB in this figure 
contains four BLEs made from CNT-based LUTs. The local routing is created with solid-electrolyte 
switches created at the cross points of the vertical and horizontal routing wires. By programming the 
switches, a BLE output can be routed to any BLE input. In Figure 21, one of the input signals to BLE 1 is 
identified with a dashed line labeled ‗Input to BLE‘. The black dots at cross points indicate that solid-
electrolyte switches at those locations are turned on. By using more switches, the same signal can be 
routed to multiple BLE inputs. Output from a BLE can connect to the inputs of other BLEs or be output 
from the CLB. Note that Figure 21 shows the local routing positioned between BLEs for clarity. In an 
actual implementation, the local routing and routing switches can be made above the BLEs. 
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Figure 21. CNT-based configurable logic block with nanoswitch local routing. 
7.5 High Level Architecture and Global Routing 
A conventional island-style FPGA architecture is adopted for the high level organization of 
FPCNA. The basic structural unit is a tile, consisting of one programmable switch block (SB), two 
connection blocks (CB), and one configurable logic block (CLB). This tile is replicated to create the 
FPGA fabric, as shown in Figure 22. 
 
Figure 22. High-level layout of FPCNA. 
The global routing structure consists of two-dimensional segmented interconnects connected 
through programmable SBs and CBs. The CLBs are given access to these channels through connections 
in the CBs. The parameter I represents the number of inputs to a CLB, and Fc defines the number of 
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routing tracks a CLB input can connect to. CNT bundle interconnects are used for global routing because 
they have been shown to be superior to copper in terms of current density and delay [36]. 
In a traditional CMOS based FPGA, the SBs and CBs take up the majority of the overall area 
[60]. For example, if the CLB size is 10 and the BLE size is 4 (popular parameters for commercial FPGA 
products), the global routing takes 57.4% of the area, with the CLBs occupying the remaining 42.6% [60]. 
To reduce the size of the global routing in FPCNA, the traditional CB is replaced with a solid-electrolyte 
switch crossbar, and a new nanoswitch based SB design is used. 
The new SB design is shown in Figure 23. Instead of using six SRAM-controlled pass transistors 
for each switch point as in conventional CMOS designs (Figure 23(a) [59]), six perpendicular wire 
segments are used with solid-electrolyte nanoswitches at the cross points. In this design, the driving 
buffers and input control pass transistors are kept in CMOS, as shown in Figure 23(b). By programming 
switches at the cross points of the wire segment array, a signal coming from one side of the block can be 
routed to any or all of the other three sides. To demonstrate how routing connections can be made, four 
switching scenarios are illustrated in Figure 23(c). In the figure, arrows represent signal directions and 
black dots indicate the activated switches. The upper left scenario shows how signals A and B are 
connected using a single switch. A multipath connection is demonstrated in the lower right scenario, 
where a signal from C is driving both A and B. By turning on the appropriate nanoswitches, any 
connection of signals can be made. 
Using these switch points, larger switch blocks can be constructed. For example, the 3 3 
universal-style switch block in Figure 23(d) is made from three nanoswitch-based switch points. This 
design can be scaled to any routing channel width, and significantly reduces SB area. In a conventional 
CMOS switch point (Figure 23(a)), six 10× pass transistors are controlled by six SRAM cells, which 
normally requires an area of 88.2T (where T is the area of a minimum-size transistor). When using 
nanoswitch based switch points, the same routing function can be achieved in approximately 9T. 
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Figure 23. (a) CMOS switch point [59]. (b) Nanoswitch based switch point with CMOS driving buffers. 
(c) Example switching scenarios. (d) 3x3 switch block (driving buffers not shown). 
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7.6 FPCNA Lookup Table Fabrication 
In order for FPCNA‘s CNT LUT design to be feasible at the 32 nm technology node, fabrication 
issues must be addressed. The first step in manufacturing the LUT is to define the NRAM trench in the 
silicon wafer using a process similar to the one described in [40]. Then the nanotubes are grown on 
separate quartz wafers using chemical vapor deposition. Since the desired CNT arrays are all aligned in 
the same direction, an array based CNT growth process can be used. In [61], researchers report a 
technique for fabricating dense, perfectly aligned arrays of CNTs using photolithographically defined 
catalytic seeds, which achieves an alignment of up to 99.9%. The aligned nanotubes can then be 
transferred to a silicon wafer using a stamping process like the one developed in [62]. These techniques 
create nanotubes that are suitable for the transistors and NEMS devices used in the LUT. In addition, it is 
possible to improve nanotube density on the silicon wafer by performing multiple consecutive transfers. 
This analysis assumes a multiple transfer process is used that provides a CNT pitch of 4 nm. 
After the nanotubes have been transferred to the substrate, parallel arrays are then made from the 
continuous nanotube array by using an etching process similar to the one used in [45]. The distance 
between arrays is set to 96 nm to allow spacing for contacts. This resolution is assumed to be achievable 
in the target process technology. By using etching to define the arrays, there is an added advantage of 
making the arrays misalignment immune because any nanotubes crossing the border of an array will be 
removed during the etching process. Figure 24 demonstrates this concept, where (a) shows a misaligned 
tube, (b) shows the etched area, and (c) shows the resulting CNT arrays. 
Etching
(a) (b) (c)
 
Figure 24. Example CNT etching of (a) misaligned tube, (b) etched area and (c) resulting CNT arrays. 
The next major step in fabrication is to disable the metallic nanotubes inside the decoder region. 
Since metallic CNTs act as a short between source and drain, they need to be removed to create CNFET 
transistors with desirable ION/IOFF ratios. Electrical burning [63] is an effective method to disable the 
metallic CNTs. In this technique, a large voltage is applied across the array, which heats the conducting 
metallic nanotubes to a breakdown temperature of ~600 ºC and causes irreversible oxidization. Because 
this is done when the CNTs are still exposed to air, a minimum power dissipation of 0.05 mW is needed 
to achieve breakdown [63]. 
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Since metallic nanotubes are used for NRAM operation, the burning must only be done in the 
decoder region. One way to remove the metallic CNTs from the decoder but keep them for the NRAM 
devices is shown in Figure 25. In this figure, (a) shows vertical arrays of mixed metallic and 
semiconducting CNTs held in place by horizontal metal electrodes. The middle and bottom electrodes are 
used to hold the arrays in place during NRAM operation. In (b), a thermal breakdown voltage, VBURN, is 
applied between the top and middle electrodes. This burns away the metallic nanotubes in the decoder 
region but leaves them in the NRAM region. Because the NRAM memory devices need to be individually 
addressable, the electrode is segmented to provide electrical isolation (c). 
 
Electrode Segmented 
for NRAM Isolation
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-
b)
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Remain
.
 
Figure 25. Metallic CNT removal. 
After the CNT arrays are defined and processed, the gate and source/drain formation is similar to 
a regular CMOS process. Based on these techniques and the existing CNT fabrication work [45], [61], 
[64], the proposed nanotube based LUT design is believed to be implementable. 
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CHAPTER 8  
 
CIRCUIT LEVEL MODELING 
8.1 CNFET Characterization 
CNFETs have many properties that make them attractive for use in future electrical circuits. 
Ideally, the channel region of these CNFETs would consist of identical, well-aligned semiconducting 
CNTs with the same source/drain doping levels. However, it is difficult to synthesize nanotubes with 
exactly controlled chirality using known fabrication techniques. HiPco synthesis techniques yield around 
50% ± 10% metallic CNTs [65]. This means the number of semiconducting CNTs per device is 
stochastic, causing drive current variations even after the metallic CNTs are burned away. Meanwhile, 
CNFETs are also susceptible to variations in diameter and source/drain region doping [66]. 
In a traditional MOSFET, Gaussian distributions are often assumed when modeling variation 
sources such as channel length and gate width. These models are then used in the delay or power 
characterization of the MOSFET. A similar approach can be used to characterize CNFETs. To quantify 
the effects of CNFET variations, a Monte Carlo simulation of CNFET devices with 2,000 runs is 
performed. The sources of variation that are considered are listed in Table II, with two scenarios for the 
number of CNTs in a channel: 8 ± 3, and 6 ± 2, both normally distributed. The diameter range, doping 
level range, and CNFET model are suggested in [66].  
 Table II: Sources of CNFET variation 
Parameter Mean Variation 
(3σ) CNTs per channel 
case 1 
8 ± 3 
CNTs per channel 
case 2 
6 ± 2 
CNT diameter 1.5 nm ± 0.3 nm 
Doping level 0.6 eV ± 0.03 eV 
 
The results of the simulation show that the delay distribution of a CNFET device under these 
variations fits the Gaussian distribution. Figure 26 illustrates this distribution for a CNFET with 8 ± 3 
semiconducting nanotubes in its channel.  
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Figure 26. Delay distribution of a CNFET under process variation. 
8.2 CNT-based LUT Characterization 
The performance of the CNT-based LUT design can be evaluated using the CNFET model. The 
LUT decoder consists of multiple stages of p-type CNFETs, simulated under the variations mentioned in 
Table II. The contact resistance between an electrode and a single nanotube is assumed to be 20 kΩ based 
on [36]. In an array, multiple CNTs are operating in parallel, so the array contact resistance is considered 
to be inversely proportional to the number of semiconducting nanotubes. For NRAM devices, a contact 
resistance between a bending nanotube and the base electrode of 20 kΩ is assumed, based on the 
measurements in [41]. Since these CNTs also operate in parallel, the total NRAM contact resistance is 
treated as inversely proportional to the number of metallic nanotubes in the array. The resulting LUT 
delay distribution generated by Monte Carlo simulation in HSPICE is shown in Figure 27. 
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Figure 27. CNT-based LUT delay considering variation. 
The average delay is 60.94 ps, 41% faster than a traditional 32 nm CMOS LUT, which has a 
delay of 103.8 ps. Unlike the CMOS LUT, the delay of the nanotube based LUT has a distribution closer 
to lognormal than Gaussian. 
8.3 Crossbar Characterization 
The delay and variation of the FPCNA routing crossbars are captured using HSPICE. CNT 
bundle interconnect is assumed to be 32 nm in width, with an aspect ratio of 2. The dielectric constant of 
the insulating material around the crossbar is set to 2.5. A unit resistance of 10.742 Ω/μm and a 
capacitance of 359.078 aF/μm are derived for the carbon nanotube bundles. Interconnect wires are 
evaluated at a 10% geometrical variation in width, wire thickness, and spacing according to [67]. CNT 
bundle interconnects consider a ~40-60% range on the percentage of metallic nanotubes inside a bundle. 
The solid-electrolyte switches between interconnect layers are given a 100 Ω ON resistance [42] with 
10% variation to capture via contact resistance. 
8.4 Timing Block Evaluation 
To support the evaluation CAD flow, various circuit models are needed to capture characteristics 
of the FPCNA architecture. In the architecture specification file of VPR, the delay values for certain 
combinational circuit paths are specified to enable accurate timing analysis. For example, in Figure 20, 
there are paths AB, BC, and DC, etc. In FPCNA, these paths contain buffers, metal wires, and 
solid-electrolyte switches, making them susceptible to process variation. 
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The delay and variation of these paths are computed by performing a Monte Carlo simulation of 
1,000 runs, varying the CNFET parameters and CNT contact resistance for each run. Figure 28 illustrates 
the resulting delay distributions of wire track to CLB inpin connections (AB) and subblock opin to 
subblock inpin connections (DC).  
 
 (a) (b) 
Figure 28. Delay distributions of (a) wire track to CLB inpin and (b) sub-block opin to sub-block inpin. 
Based on these results, the timing paths are observed to follow rough Gaussian distributions. This 
allows the mean (μ) and variation (σ) of each delay path to be calculated, as shown in Table III. An 
equivalent design in CMOS is given in the table as a baseline for comparison, assuming 12% channel 
width variation, 8% gate dielectric thickness variation, and 10% doping variation (values from [67] for 32 
nm CMOS). 
Table III: Delay comparison between baseline CMOS and FPCNA 
 CMOS-Baseline FPCNA 
Paths µ (ps) σ (ps) µ (ps) σ (ps) 
AB 141.66 7.13 42.24 2.48 
B C 107.59 5.37 30.45 2.21 
D C 107.59 5.37 49.96 2.92 
D Out 28.48 1.22 29.91 2.28 
 
8.5 CNFET Models 
CNFETs are generally modeled using one of two approaches: the non-equilibrium Green‘s 
function (NEGF) [68], or a simple modeling based on the assumption of ballistic transport. Many physical 
aspects of the problem are captured in the NEGF approach, but it involves many numerically intensive 
calculations. These calculations make it difficult to explore the design space and nearly impossible to 
integrate in a commercial circuit simulator such as HSPICE. On the other hand, the simple technique of 
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assuming ballistic transport allows for high-speed analytical equations that match reasonably well to 
measured performance. Since they directly relate to the underlying device physics, such models can be 
intuitively understood, and allow for straightforward design space explorations.  
8.5.1 SPICE compatible MOSFET models 
To maximize ease of use, models should be compatible with SPICE, the industrial-standard 
circuit simulator. The most comprehensive and well known SPICE compatible CNFET model was 
created by Stanford University and presented in [69] and [70]. We use this CNFET model in our 
simulations. 
The Stanford University CNFET model is a ballistic model that covers MOSFET-like structures, 
and is implemented in three levels. Level 1 models near-ballistic transport in the intrinsic channel region 
under the metal gate. This level does not include any parasitic capacitance and resistance. The equivalent 
circuit for the intrinsic channel region including the trans-capacitance network is shown in Figure 29. 
 
Figure 29. Equivalent circuit for the intrinsic CNT channel [69]. 
Like traditional silicon MOSFET SPICE models, the core part of the equivalent circuit is the 
voltage controlled current sources. The three voltage controlled current sources represent the thermionic 
current contributed by the semiconducting sub-bands (Isemi), the current contributed by the metallic sub-
bands (Imetal), and the leakage current (Ibtbt) caused by band-to-band tunneling. Note that Imetal is 
equivalently modeled as a voltage-dependent conductance. For a semiconducting channel region where 
metallic carbon nanotubes are completely removed by electrical burning, Imetal = 0. However, if there are 
metallic nanotubes in the channel, the channel current will be dominated by Imetal and the device will have 
a degraded ION/IOFF ratio. The level 1 model also contains transcapacitances between the G, S, D, and B 
terminals to capture the AC response of the CNFET device [69]. 
The level 2 model [70] is an extension of the level 1 model that considers device non-idealities 
such as elastic scattering within the channel region, resistance and capacitance of the doped source/drain 
regions, and Schottky barriers formed by the metal contacts. In this model, circuit elements are added 
around the ideal CNFET level 1 model. The potential drop caused by elastic scattering is modeled, as well 
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as parasitic resistances and capacitances of the heavily doped source/drain regions, and Schottky barrier 
resistances to account for the metal-nanotube contacts. 
The level 3 model [70] is an extension of the level 2 model for a channel region containing an 
array of multiple nanotubes. The N nanotubes in the channel can be categorized into two groups: the two 
carbon nanotubes on the edges and N - 2 nanotubes in the middle. The nanotubes in these groups are 
connected in parallel for increased drive strength and reliability. All of the CNTs within the same group 
are treated identically and the groups each consider charge-screening effects. 
8.5.2 SBFET models 
A drawback of the SPICE compatible model is that it only works for MOSFET devices. These 
devices assume source and drain regions that include heavily doped CNTs. Such devices are desirable 
because they suppress ambipolar conduction, which minimizes leakage current and allows for thinner gate 
oxides and higher power supply voltages [71]. However, at nanoscale dimensions, such doping might be 
impractical, and an SBFET design might prove more effective. A ballistic transport-based SBFET model 
is presented by Stanford University in [72]. This model builds on a previously published ballistic channel 
model and incorporates effects due to Schottky barriers at the source/drain contacts, band-to-band 
tunneling, and ambipolar conduction. 
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CHAPTER 9  
 
VARIATION-AWARE CAD TOOLS 
To evaluate the performance of the FPCNA architecture (Chapter 7), new variation-aware 
physical design tools are developed and integrated into a typical FPGA CAD flow. This was a joint effort 
between myself and my coauthor Chen Dong. Dong focused on the routing, while I focused on the 
placement. The algorithms are enhanced from the popular physical design tool VPR [59], and use 
statistical timing analysis (SSTA) to improve performance yield for both normal and non-Gaussian 
variation models. 
To account for the large variations in nanoscale fabrication, such as the number of CNTs in a FET 
channel, a variation-aware CAD flow is critical. Ideally, the channel region of a CNFET would consist of 
identically sized, well-aligned, all-semiconducting CNTs with the same doping levels. However, it is 
difficult to synthesize nanotubes with exactly controlled chirality, even using state-of-the-art fabrication 
techniques. This means the number of semiconducting CNTs per device will be stochastic, causing drive 
current variations even after the metallic CNTs are burned away. Meanwhile, CNFETs are also 
susceptible to variations in diameter and source/drain region doping [66]. 
In a traditional MOSFET, Gaussian distributions are often assumed when modeling variation 
sources such as channel length and gate width, and we use a similar approach to characterize CNFETs. 
Using Monte Carlo simulation, these inputs allow us to determine the total delay distribution of the LUT 
design. Traditional CAD targeting CMOS assumes that aggregate delays can always be approximated 
accurately by normal distributions. However, these Gaussian based SSTA algorithms are not suitable for 
modeling the non-normal variables seen in Chapter 8. 
To evaluate the performance of FPCNA under such variations accurately, variation-aware CAD 
tools are developed that consider both Gaussian and non-Gaussian variation models. These tools are built 
on placement and routing algorithms from the physical design platform VPR [59], and add statistical 
timing analysis (SSTA) that can handle an arbitrary distribution, based on discretization techniques 
adapted from [73], [74]. 
The resulting timing-driven, variation-aware CAD flow is shown in Figure 30. In this flow, each 
benchmark circuit goes through technology independent logic optimization using SIS [75] and is 
technology-mapped to 4-LUTs using DAOmap [76]. The mapped netlist then feeds into T-VPACK and 
VPR [59], which perform timing-driven packing (i.e., clustering LUTs into the CLBs), placement, and 
routing. 
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Figure 30. FPCNA evaluation flow. 
Existing works have shown that statistical optimization techniques are useful during the physical 
design stage. Variation-aware placement is implemented in [77] and variation-aware routing is developed 
in [78]. Based on the ideas presented in these works, a variation-aware physical design flow is 
implemented. In this solution, the placer calls the variation-aware router to generate delay estimates for its 
timing cost calculations. 
From the Monte Carlo simulation results in Chapter 8, the CNT-based LUT delay is observed to 
follow a non-Gaussian distribution. Reference [36] also reports a non-Gaussian distribution for CNT 
bundle interconnect. However, CAD works targeting CMOS traditionally assume normally distributed 
random variables [77], [78], [79]. The Gaussian based SSTA algorithms that these works use to evaluate 
CMOS are not suitable for modeling the non-normal variables of molecular based architectures. 
Therefore, a statistical timing analyzer is created that can handle an arbitrary distribution, based on 
discretization techniques adapted from [73], [74]. 
One such technique is the probabilistic event propagation developed in [73], in which discretized 
random variables of cell delays are used for timing analysis. As illustrated in Figure 31, a non-Gaussian 
probability density function can be represented as a set of delay-probability pairs that contain the time t 
and the probability a signal will arrive at time t. In [74], ADD and MIN operations are developed for 
propagating multiple event groups. These operations are used, and a MAX operation is defined for use in 
the statistical timing analyzer. In Figure 32, the discretized MAX operation is illustrated for an example 
point. 
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Figure 31. Discretization process of a lognormal probability density function. 
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Figure 32. The discretized MAX operation. 
During the MAX operation, all possible timing points at the output are evaluated, computing their 
probability based on the input sets of delay-probability pairs. For each timing point t, the probability that 
both inputs arrive can be derived using conditional probability as the sum of : 
1. The probability that both A and B arrive at t 
2. The probability that A arrives at t and B arrived before t 
3. The probability that B arrives at t and A arrived before t 
The accuracy of this technique is dependent on the number of points used for piecewise linear 
approximation. It is shown in [73] that 7 points are sufficient to obtain an accuracy of less than 1% error 
compared to Monte Carlo. Therefore, a 7-point sampling is used throughout the discretized SSTA. 
Figure 33 shows the pseudo-code of the variation-aware router. The routing is iterative. During 
the first iteration, the criticality of each pin in every net is set to 1, the highest criticality, to minimize the 
delay of each pin. For the CMOS architecture, the Gaussian delay mean ( ) and standard deviation ( ) of 
each path are computed during the routing of each net. For FPCNA, the discretized delay distribution of 
each path is computed. If congestion exists, more routing iterations are performed until all of the overused 
routing resources are resolved. At the end of each routing iteration, criticality and congestion information 
are updated before the next iteration starts. 
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Figure 33. Pseudo-code of the modified VPR router. 
To consider variation, new formulas to capture the criticality of sink j of net i are derived. For the 
CMOS architecture with a Gaussian distribution, the arrival time of pin j in net i is expressed as Equation 
2, and the required time as Equation 3. Therefore, the slack mean and standard deviation, Equation 4, can 
be derived by Equation 5 and Equation 6. 
 ( , ) ( , )a aarr i j t  (2) 
   
 ( , ) ( , )r rreq i j t  (3) 
   
 ( , ) ( , )s sslack i j t  (4) 
   
 s r at t t  (5) 
   
 
22
ras
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The criticality of pin j in net i can then be computed by taking both slack and slack variation into 
consideration, as shown in Equation 7.  
 
3 ( , )
( , ) 1
3
s s
crit crit
t i j
Crit i j
t
 (7) 
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The original VPR cost function is modified this way so that when two slacks have similar means 
but different variations, the 3 ( , )s st i j term assigns a larger criticality to the path with the greater 
variation to weight it more heavily in the next routing iteration. This is illustrated in Figure 34, where the 
distribution with slack variation σ1 will be assigned a higher criticality than the distribution with slack 
variation σ2, even though they have the same mean. The cost function also considers the critical path 
variation with the  3crit critt  term. 
μσ1 σ2  
Figure 34. Criticality estimation. 
In the discretized routing, the expected values of the slack and critical path discretized points are 
computed and used in the criticality function (Equation 8). 
 
[ _ ( , )]
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E disc slack i j
Disc Crit i j
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Deterministically, a net j with a smaller slack value will be more critical to the router than net k. 
However, when slacks are viewed statistically, net k can become more critical due to its larger variation. 
Deterministic evaluation is faster than statistical evaluation, and should be used when speed is important 
or when variation is small. Statistical analysis provides higher accuracy and becomes necessary when 
analyzing designs with large variation. 
After each routing iteration, SSTA is executed by traversing the updated timing graph to calculate 
the new slack and critical path delay. The variation-aware placer uses these criticality functions to 
calculate the timing cost of each move during simulated annealing. In the placement cost function, the 
criticality value is raised by the exponent β. The optimal value of β is experimentally determined to be six 
for this design. This differs from the original VPR method of incrementing β from one to eight, and from 
[77] where a β value of 0.3 is used. As in [77], the variation is calculated during the delta array creation, 
and these pre-calculated values are stored in the delta arrays for use in placement. However, unlike [77], 
variation-aware routing is used to generate the delay and store sets of discretized delay-probability points 
for each delay value in addition to the mean and variation. 
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CHAPTER 10  
 
EXPERIMENTAL RESULTS 
10.1 Experimental Setup 
Because this CAD flow is flexible, experiments can be performed with various architecture 
parameters to determine their impact. A fixed LUT input size K = 4 is used to evaluate FPCNA, and logic 
cluster sizes of N = 4, 10, and 20 are explored. The difference between using an average of 16 CNTs per 
array and 12 CNTs per array is also tested to see the impact on area. The number of CLB inputs is set so 
that it equals 2N + 2 based on the cluster size. The CLB connectivity Fc is kept at 0.5, a typical value that 
connects the CLB input to half of the routing tracks in the channel. 
It is shown in [59] that a mixture of different length interconnects can provide improved 
performance. Two popular wire length mixtures are evaluated: an equal mixture of length-4 and length-8 
wire segments (wires crossing either four CLBs or eight CLBs), and a mix of 30% length-1, 40% length-
2, and 30% length-4 wire segments. For each configuration of these parameters, a binary search is 
performed to determine the routing channel width needed to route the largest benchmark, and then that 
width is used to evaluate all of the benchmarks.  
10.2 Area Reduction 
Due to the high-density CNT-based logic and solid-electrolyte switch based routing, the footprint 
of FPCNA is significantly smaller than the equivalent CMOS FPGA. To calculate the area, the 
architecture parameters defined above are used, and a transistor size of 32 nm (2λ, where λ is half the 
minimum feature size) is assumed for both CNT and CMOS based transistors. The area of the CNT-based 
lookup table is determined by the location and spacing of the CNT arrays and addressing lines. Figure 35 
demonstrates the dimensions for an example 2-input FPCNA LUT cell. 
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Figure 35. Design details for the LUT cells FPCNA LUT (16-tubes-per-array) 
Since an average CNT pitch of 4 nm is assumed, the CNT arrays are 64 nm wide for the 16-tube 
per array experiments and 48 nm wide for the 12-tube per array experiments. To accommodate gate to 
metal-1 vias, the nanotube arrays are spaced 96 nm (6λ) apart. LUT addressing gate metal is 32 nm (2λ), 
with a spacing of 80 nm (5λ) between adjacent lines. Gate to metal-1 vias are assumed to be 64 nm (4λ) 
square. The nanotube memory, NRAM, offers a much smaller area than an SRAM cell, with a trench 180 
nm in width and 18 nm in height. These dimensions are conservative estimates based on fabrication 
results in [27]. Trench to electrode spacing is set to 90 nm for each side. All of the LUT electrodes are 
assumed to be 64 nm wide. The area of the 32 nm CMOS components in the BLE are calculated using a 
technique from [59] by counting minimum width transistor area. In the FPCNA design, each BLE 
contains CMOS components including 4 size-2 buffers, 1 multiplexer, and 1 flip-flop. The total BLE 
logic area is the sum of both the CMOS logic area and CNT-based LUT area.  
Local CLB interconnect crossbars are assumed to have a line thickness of 64 nm (4λ), and 
spacing of 64 nm (4λ). The routing crossbars are created on the metal layers above the CLB logic, so they 
do not add to the overall CLB area (assuming the crossbar area is smaller than the logic area, which was 
true in all of our experiments). Since the routing path is controlled by non-volatile solid-electrolyte 
switches, the SRAM cells used in the baseline CMOS FPGA can be eliminated in FPCNA. By replacing 
the MUX based routing with crossbars and switching to CNT-based LUTs, a large overall area reduction 
is seen. For an architecture with a cluster size of 10 and wire segmentation of length 4 and 8, the footprint 
of a baseline CMOS FPGA tile is estimated to be 34,623 T. Using a minimum width transistor area of T = 
0.0451 μm2 for a 32 nm transistor gives a tile area of 1561.5 μm2. When the area for an equivalent 
FPCNA tile is calculated under the area assumptions above, only 307.99 μm2 is used. These calculations 
show that FPCNA can achieve an area ~5× smaller than CMOS. 
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The area breakdowns for a single LUT and an architecture tile are shown in Table IV. In this 
table, the CB area is the sum of both connection blocks. Table V shows the area breakdowns of various 
FPCNA architectures. The first row describes global routing with 30% length-1, 40% length-2 and 30% 
length-4 wire segments. The second row is for 50% length-4 and 50% length-8 interconnects. As seen in 
the table, routing occupies the majority of FPCNA‘s area. Due to the size of the SB area, wire 
segmentation has a significant impact on the overall area. Shorter wire segments have better flexibility 
during routing, but require a larger number of switch points in each SB, which greatly increases the tile 
size. 
Table IV: Area of CMOS FPGA vs. FPCNA 
 CMOS FPGA 
Area (μm2) 
FPCNA Area 
(μm2) 
Reduction 
Single LUT Area 10.88 2.15 5.06× 
LUT Addressing Area 5.68  1.52 3.73× 
LUT Memory Area 5.20 0.63 8.24× 
Tile Area 1561.5 307.99 5.07× 
CLB Area 665.2 63.290 10.51× 
CB Area 337.7 82.5 4.1× 
SB Area 558.6 162.2 3.4× 
 
Table V: Area of FPCNA for various architecture parameters 
  Cluster 4 Cluster 10 Cluster 20 
  16 CNTs 12 CNTs 16 CNTs 12 CNTs 16 CNTs 12 CNTs 
1-2-4 
Wire 
Segments 
CLB Area (μm2) 25.316 23.784 63.29 59.46 126.58 118.921 
CB Area (μm2) 23.46 23.46 75.01 75.01 203.438 203.438 
SB Area (μm2) 205.06 205.06 444.49 444.49 829.437 829.437 
Total Tile Area (μm2) 253.84 252.31 582.79 578.96 1159.46 1151.8 
Tile Edge Length (μm) 15.932 15.884 24.141 24.062 34.051 33.938 
4-8 Wire 
Segments 
CLB Area (μm2) 25.316 23.784 63.29 59.46 126.58 118.921 
CB Area (μm2) 27.07 27.07 82.5 82.5 435.94 435.94 
SB Area (μm2) 83.94 83.94 162.2 162.2 1087.86 1087.86 
Total Tile Area (μm2) 136.33 134.8 307.99 304.16 1650.38 1642.72 
Tile Edge Length (μm) 11.676 11.61 17.55 17.44 40.625 40.531 
 
10.3 Performance Gain 
When considering variation, performance evaluation becomes complicated. The critical path 
delay can no longer serve as the absolute measure of performance. Due to variations, near-critical paths 
may actually be statistically critical. This is illustrated by PO3 in Figure 36. In addition, setting a clock 
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period based only on the most statistically critical path is not appropriate. Consider the case in Figure 36, 
where the target clock period is set to a 95% guard-band of PO3. This means that for 95% of chips made, 
PO3 will not generate a timing failure. However, at this clock period, the other POs may also fail due to 
variation, making the overall yield less than 95%. Because of this phenomenon, it is necessary to consider 
the statistical delay of every path in yield analysis. The performance yield is expressed as a delay-
probability pair (t, p), so that by setting the clock period t, the system yield p can be evaluated. This 
allows performance comparison of the statistical information generated by our experiments. 
 
 Figure 36. The effect of variation on critical path and yield. 
The performance yield for both Gaussian and non-Gaussian distributions is calculated using the 
flow in Figure 37. After selecting a target clock period Tc, the yield of each of the POs is computed. For a 
Gaussian distribution, the yield is calculated by computing the inverse cumulative distribution function 
(CDF) of the delay random variable. In a non-Gaussian delay distribution, the delay is represented by a 
group of points, so the yield is computed by converting the piecewise linear PDF into a piecewise linear 
CDF (Figure 38). The overall system yield is determined by multiplying all of the path yields. If the 
system yield is not satisfied, Tc is increased and the process is repeated until the desired yield is obtained. 
The final clock period is then reported, which guarantees the targeted yield. 
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Figure 37. Performance yield estimation. 
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Figure 38. Piecewise linear CDF in discretized timing analysis. 
Using the variation-aware CAD flow, the achievable clock periods of 20 MCNC benchmarks are 
evaluated and the results are reported in Table VI. For a rough comparison to a deterministic solution, the 
CMOS design is evaluated using VPR [59], with a worst-case delay guard-band of 3σ added to each 
component. This equates to a component yield of roughly 99%. 
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Table VI: System clock period needed to achieve target performance yield 
MCNC 
Bench-
marks 
CMOS 
with 
determi-
nistic 
CAD 
Flow 
CMOS with 
Variation-
Aware CAD 
Flow 
FPCNA with Variation-
Aware CAD Flow 
(16 CNTs / Array) 
FPCNA with Variation-
Aware CAD Flow 
(12 CNTs / Array) 
99% 
Compone
nt Yield 
(ns) 
95% 
Perfor
-
mance 
Yield 
(ns) 
99% 
Perfor
-
mance 
Yield 
(ns) 
95% 
Perfor-
mance 
Yield 
(ns) 
99% 
Perfor-
mance 
Yield 
(ns) 
Perf. 
Gain 
over 
CMOS 
at 95% 
Yield 
95% 
Perfor-
mance 
Yield 
(ns) 
99% 
Perfor-
mance 
Yield 
(ns) 
Perf. 
Gain 
over 
CMOS 
at 95% 
Yield 
alu4 9.262 7.338 7.469 2.559 2.698 2.87x 2.678 2.812 2.74x 
apex2 10.51 8.444 8.587 3.235 3.313 2.61x 3.263 3.307 2.59x 
apex4 9.796 7.602 7.726 3.666 3.706 2.07x 3.460 3.756 2.2x 
bigkey 4.580 4.336 4.416 1.480 1.502 2.93x 1.474 1.495 2.94x 
clma 20.55 18.98 19.18 5.666 5.720 3.35x 6.790 6.818 2.8x 
des 8.900 8.853 8.994 2.884 2.921 3.07x 3.027 3.058 2.92x 
diffeq 7.241 6.351 6.448 2.736 2.978 2.32x 2.827 3.070 2.25x 
dsip 4.790 4.856 4.954 1.643 1.647 2.96x 1.668 1.682 2.91x 
elliptic 14.87 11.26 11.39 3.342 3.483 3.37x 3.810 3.967 2.96x 
ex1010 16.39 12.99 13.15 5.215 5.363 2.49x 4.801 5.046 2.71x 
ex5p 9.885 8.693 8.847 3.760 3.812 2.31x 4.500 4.554 1.93x 
frisc 16.11 14.99 15.15 3.908 4.367 3.84x 5.114 5.316 2.93x 
misex3 8.284 6.543 6.649 3.092 3.284 2.12x 2.709 2.899 2.42x 
pdc 17.25 16.13 16.32 4.637 4.863 3.48x 4.770 4.957 3.38x 
s298 15.14 14.10 14.25 3.822 3.857 3.69x 4.029 4.134 3.5x 
s38417 10.97 10.62 10.74 4.314 4.370 2.46x 3.463 3.590 3.07x 
s38584.1 8.456 7.024 7.140 2.816 2.894 2.49x 2.884 3.019 2.44x 
seq 10.78 7.859 7.987 3.203 3.344 2.45x 3.634 3.757 2.16x 
spla 15.20 12.04 12.20 4.643 4.730 2.59x 4.826 4.864 2.49x 
tseng 8.851 6.700 6.804 2.692 2.785 2.49x 2.835 2.917 2.36x 
Average 10.59 9.070 9.203 3.293 3.404 2.75x 3.417 3.536 2.65x 
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Table VI shows the deterministic CMOS results, variation-aware CMOS results, and two versions 
of variation-aware FPCNA results: one with 16 nanotubes per CNT array, and the other with 12 
nanotubes per array. For each variation-aware flow, the clock period is calculated at both 95% and 99% 
performance yield. The resulting performance gain of the FPCNA architectures over the baseline CMOS 
is also presented. In this table, both CMOS and FPCNA are configured with a cluster size of 10 and an 
interconnect wire segmentation of 50% length-4 and 50% length-8. Average delays are calculated using 
the geometric mean. At a 95% performance yield, the FPCNA designs have an average gain of 2.75× and 
2.65× over the CMOS counterpart, for 16 nanotube and 12 nanotube arrays respectively. This significant 
improvement in performance is achieved by the synergistic combination of CNT logic, CNT bundle 
interconnects, and routing crossbar design in FPCNA. 
As Table V shows, reducing the number of nanotubes inside a nanotube array can reduce tile 
footprint, which will reduce the length of global interconnect and should therefore enhance performance. 
However, as seen in Table VI, the overall performance is actually degraded. This is because with fewer 
nanotubes, each CNFET has less driving capability, which increases the LUT delay enough to overcome 
any global interconnect savings. To develop a better understanding of how the FPCNA architecture 
affects performance, different architecture combinations of wire segmentation, cluster size, and nanotube 
array size are evaluated for the 20 benchmarks. The average results, again using the geometric mean, are 
plotted in Figure 39 and Figure 40. 
 
Figure 39. Average delay for 4-8 wire segmentation at 95% and 99% yield. 
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Figure 40. Average delay for 1-2-4 wire segmentation at 95% and 99% yield. 
As seen in Figure 39, for small and medium cluster sizes (4 and 10), long interconnects are 
preferable because they can make connections to CLBs which are far away. For the larger cluster size of 
20, shorter wire segments are preferred (Figure 40). Note that in Figure 39, the performance degrades 
rapidly at cluster size 20 because there are more connections between neighboring CLBs, and a limited 
number of short wire segments. The experiments also show that medium sized clusters with longer 
interconnects have the best performance for FPCNA. This is because a medium sized cluster will take 
advantage of both carbon nanotube bundle interconnect and local routing. 
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CHAPTER 11  
 
CONCLUSIONS 
Carbon nanomaterials offer many advantages for integrated electronics, but a number of hurdles 
must be overcome before CNFETs and GNRFETs can be used in large-scale circuits. The first of such 
challenges is the construction of the nanomaterials themselves. The major issue in CNFET development 
is the lack of a controlled growth process to determine placement, alignment, chirality, conductivity, 
diameter, and number of walls. As a result, metallic and semi-conducting nanotubes are mixed together 
after synthesis. Although post-processing techniques such as electrical breakdown can help, a fully 
controlled synthesis recipe needs to be developed to create low cost, high quality semiconducting 
nanotubes. 
Similarly, the major challenge in the development of graphene has been the lack of a reasonable 
process for growing graphene epitaxially on a suitable substrate with predictable edge states and number 
of layers. Most of the known large-scale fabrication techniques yield areas that contain a varying mix of 
monolayer, bilayer, trilayer, and many-layer graphene. However, recent developments in the use of 
growth on copper foils and films have produced promising results. In [5], a technique is demonstrated for 
producing 1 cm single layer graphene (SLG) on copper films, and patterning GNRFETs on this layer. 
This allows direct fabrication of uniform transistor arrays using known thin film technology, without the 
need for delicate transfer processes. Furthermore, the devices demonstrate a low failure rate (<5%), and 
uniform electrical properties [5]. This development helps to realize the primary advantage of graphene 
over carbon nanotubes: the ability to be fabricated using fast and relatively inexpensive planar processing 
techniques. 
Even if controlled defect-free carbon nanomaterial synthesis can be achieved, other challenges 
still need to be addressed. Advanced patterning techniques will be needed to define GNRs with controlled 
width, edge smoothness, and chirality. This can be effective at minimizing variation, but will probably 
never remove it completely. In graphene, differences in edge doping, lattice defects, oxide thicknesses, 
and ripples in the graphene sheets will still contribute to device variation. Likewise, CNTs will suffer 
from differences in alignment, tube chiral vectors, diameters, and doping. Therefore, variation-aware and 
fault-tolerant design techniques such as the ones described here will need to be expanded and applied to 
future architectures and CAD tools. 
In order for these CAD tools to be effective, accurate tractable models will be needed to describe 
transistor and circuit behavior. This is especially true for graphene, for which no circuit-level models 
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exist. With accurate CNFET and GNRFET models and fast simulators, high-level circuit and architecture 
design spaces could be quickly explored. Such tools could be used to determine the most promising 
architectures for future development and help guide research on device fabrication. 
This thesis is an important first step toward addressing these challenges, and through the FPCNA 
architecture, it clearly demonstrates the potential of nanomaterial circuits. Efforts such as this will be 
critical in determining the optimal circuit designs, architectures, and CAD techniques for next-generation 
carbon nanomaterial-based systems. 
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